Arbiter-PUF [VLSI04] PUFs known well SRAM-PUF exploits start-up values of SRAM cells.
The values are a 'physical fingerprint' of a chip.
Delay-PUF (e.g. Arbiter-PUF, Ring-oscillator PUF) exploits random variation in delays of wires and gates.
Response data are produced by racing of gate delays.  We also present the results of the evaluation on randomness and statistical properties of Glitch PUF performed on FPGA and simulation 1. Introduction
Simulating Behavior of Delay-PUFs

Glitch PUF
Experimental Results
Conclusions
Outline The timing analysis with delay variation, Statistical Static Timing Analysis (SSTA), has become popular over the past few years because random variation has increased with miniaturization in CMOS process.
It is anticipated from these facts that logic circuit designers will be able to access information about delay variation in a near future.
Delay-PUF is advantageous in that delay information utilized by it has affinity with logic simulation, which is performed at the design stage. The relation between CRPs and path delays is almost linear.
The relation between glitch waveforms and path delays is non-linear.
Can we use this phenomenon for PUF? 
2048bit response bits with mask at normal temperature and voltage (24•C, 1.20V ) ☹ This is about 1/3 that of SRAM-PUF. ☺ We can evaluate the secrecy rate by logic simulation.
In the future (many problems remain…)
• Construct a glitch generator that brings high amount of information and low error rate. • Model machine learning attacks to Glitch PUF. • Model logic simulation for voltage change and aging degradation through acceleration test, and evaluate them on real chips
